verter, optimized comparator stage was d.eveloped, which was reduced both in the number of transistors and i-n power consumption. High speed operation was mad.e possible by using high gain current-driven latch based on positive feedback. For the reduction of the transistors counts (17 transistors per stage), wired-or logic was introduced into the comparator. Table I summarizes the electrical characteristics of the 8 bit A/D converter. Since the power consumption is 800 flW, conventional package can be used which dispenses with radiation plate or fin.

